VHDL programming

Design in VHDL Quartus II a D-flip flop with inverter which is synchronic as follows:

Nrst is a reset signal which is active low.

Use process.

In the same architecture but in new process, design the following:

Simulate them with the manual method in ModelSim.

The delivery will be a VHDL file with simulation.