Programable Logic Controller questions. PLCS
MODULE TITLE: PROGRAMMABLE LOGIC CONTROLLERS
TOPIC TITLE: INTRODUCTORY BASIC THEORY
LESSON 1: BOOLEAN FUNCTIONS AND SYMBOLS
PLC - 1 - 1
© Teesside University 2011
Published by Teesside University Open Learning (Engineering)
School of Science & Engineering
Teesside University
Tees Valley, UK
TS1 3BA
+44 (0)1642 342740
All rights reserved. No part of this publication may be reproduced, stored in a
retrieval system, or transmitted, in any form or by any means, electronic, mechanical,
photocopying, recording or otherwise without the prior permission
of the Copyright owner.
This book is sold subject to the condition that it shall not, by way of trade or
otherwise, be lent, re-sold, hired out or otherwise circulated without the publisher's
prior consent in any form of binding or cover other than that in which it is
published and without a similar condition including this
condition being imposed on the subsequent purchaser.
________________________________________________________________________________________
INTRODUCTION ________________________________________________________________________________________
Before we approach the topics of programmable logic controllers (PLCs),
which are essentially programmable computers, it will be useful to familiarise
ourselves with some topics that will later help in our understanding of PLCs.
________________________________________________________________________________________
YOUR AIMS ________________________________________________________________________________________
At the end of this lesson you should be able to:
• understand the meaning of various Boolean operators
• recognise Boolean logic symbols
• understand how basic Boolean operators can be used to form
Boolean functions or expressions
• compose truth tables for a variety of Boolean operators and functions
• use truth tables to identify equivalent Boolean expressions
• use truth tables to simplify Boolean expressions.
1
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
BOOLEAN ALGEBRA ________________________________________________________________________________________
Boolean algebra, or possibly more aptly, Boolean logic or the science of logic,
was invented by the Englishman George Boole. In 1854 he published
‘Investigation of the Laws of Thought’, on which are founded the mathematical
theories of logic and probability. This paper, following work by De Morgan
and others, allied logic to mathematics and destroyed the notion (not without
controversy) that logic was the sole preserve of the realm of philosophy.
Boolean logic, little more than a curiosity for almost a century, was to become
essential to the design and operation of electronic computers. Two important
innovations of Boole were:
(i) the establishment of a mathematical framework for transposing
verbal logical propositions into mathematical symbols
(ii) the extension of numbers and algebraic symbols to represent mental
propositions. This led to further laws not present in classical algebra.
2
Teesside University Open Learning (Engineering)
© Teesside University 2011
TRANSPOSITION OF LOGICAL STATEMENTS INTO SYMBOLIC LOGIC
Some statements can be analysed and represented as algebraic variables,
usually with one dependent and the rest independent. The statement:
‘He goes to bed if he has finished studying or is tired’
can be represented by symbols as:
F = A or B where F represents ‘He goes to bed’
(the dependent variable)
A represents ‘he has finished studying’
B represents 'is tired'
(A and B are independent variables).
This statement is an example of an ‘OR’ function, one of the new functions
invented by Boole, and is represented by a ‘+’ (and sometimes a ‘∨’), which should not be confused with the plus or addition sign of normal arithmetic or
algebra. The above statement can be represented as:
F = A + B
We sometimes refer to this ‘OR’ function as the ‘logical sum’.
Another example of a different logical function is:
‘The television will operate if the set is switched on and the aerial is
plugged in’.
F (the television will operate) = A (the set is switched on)
and B (the aerial is plugged in)
This illustrates the AND function.
3
Teesside University Open Learning (Engineering)
© Teesside University 2011
In Boolean logic, the AND function is represented as ‘.’ (and sometimes as
‘∧’) so the AND function on the previous page can be written:
F = A.B and is sometimes referred to as the logical product.
(Note: In many situations the dot is omitted for convenience in writing down
expressions, and the function would be written simply as F = AB)
If we consider the statements:
‘The examination was passed’, represented by ‘A’
and
‘The examination was failed’, represented by ‘B’
we can also represent this latter statement as the opposite or complement of A,
that is, B is ‘not A’.
This is normally represented as:
or sometimes as B = ~A
This is called a NOT function.
Combination of these three functions gives rise to other functions, for
example:
OR followed by NOT = NOT OR, called a NOR function
AND followed by NOT = NOT AND, called a NAND function.
B A=
4
Teesside University Open Learning (Engineering)
© Teesside University 2011
One other function is commonly used and that is the EXCLUSIVE OR (often
written EXOR or XOR). This can also be combined with a NOT function to
produce an EXCLUSIVE NOR function (often written EXNOR or XNOR).
We will return to these functions later in this lesson.
________________________________________________________________________________________
TRUTH TABLES ________________________________________________________________________________________
The validity of a statement is conveniently examined by means of a table
called a truth table. As the outcome of certain statements can only be either
true or false, all possibilities can be listed, as for example in the statement:
‘He goes to bed if he has finished his studies or is tired’.
F = A + B
The truth table for this OR function is shown in TABLE 1 below:
Note that F is true if either A or B
is true or both A and B are true.
TABLE 1
As there are only two possibilities for any variable, then it is convenient to
assign the state true as ‘1’ and the state false as ‘0’. One of the reasons for this
is that the binary number system can be applied to such a two state or two
number system.
A
true
false
true
false
B
true
true
false
false
F = A + B
true
true
true
false
5
Teesside University Open Learning (Engineering)
© Teesside University 2011
Two-state electronic devices called gates have also been developed, which can
be used to simulate Boolean expressions.
Replacing ‘true’ and ‘false’ by ‘1’ and ‘0’ respectively, the above truth table
becomes that shown in TABLE 2:
TABLE 2
The AND function truth table is shown in TABLE 3:
Note F is true only when A
and B are both true.
TABLE 3
A
1
0
1
0
B
1
1
0
0
F = A . B
1
0
0
0
A
1
0
1
0
B
1
1
0
0
F = A + B
1
1
1
0
6
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
EXAMPLES OF BOOLEAN FUNCTIONS IN REAL LIFE ________________________________________________________________________________________
If we consider the piping arrangement in FIGURE 1 it is clear that the turbine
will only operate if valve A AND valve B are both open, that is:
FIG. 1
Turbine operates F = A . B
Often valves will have bypass valves in case of faulty operation of a valve or
the need to remove a valve for maintenance. FIGURE 2 shows a more usual
arrangement.
FIG. 2
Reservoir Control valve
Outlet valve
Turbine
A B
C D
Reservoir Control valve
Outlet valve
Turbine
A B
7
Teesside University Open Learning (Engineering)
© Teesside University 2011
Write down the Boolean expressions for the operation of the turbine with the bypass
arrangements.
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
________________________________________________________________________________________
For the turbine to operate (F) either valve A or C must be open and valve B or
D must be open, that is:
F = (A + C).(B + D)
Another example is the electrical circuit shown in FIGURE 3. The two
vertical lines represent the power supply. The motor will operate if the start
button A is pressed and if the overload contact in the motor circuit is closed.
8
Teesside University Open Learning (Engineering)
© Teesside University 2011
FIG. 3
In this case, A contacts would normally be open and B contacts closed. The
statement describing the circuit, assuming the supply is connected would be:
Current will flow to the motor if A contacts close and B contacts do not open.
F = A AND NOT B
i.e.
Such diagrams are used to show sets of normally open or normally closed
contacts, as for example in FIGURE 4. In this case R is a relay that will be
activated by the closing (or not opening) of the contacts. Contact R3 is
normally closed, the rest are normally open.
FIG. 4
R
R1 R3 R4
R2
F A B= .
+ve Start MotorOverload contact
–ve
A B M
9
Teesside University Open Learning (Engineering)
© Teesside University 2011
Write down the Boolean equation for the statement describing the operation of relay R
in FIGURE 4.
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
....................................................................................................................................................
________________________________________________________________________________________
FIGURE 4, loosely resembling the rung of a ladder, could be part of a diagram
consisting of several ‘rungs’. Such diagrams are referred to as ‘Ladder
Diagrams’ and we shall be meeting them again later in the module.
F R R R R= +( ) . .1 2 3 4
10
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
USING TRUTH TABLES TO DETERMINE EQUIVALENT BOOLEAN EXPRESSIONS ________________________________________________________________________________________
Truth tables can be used to determine whether two ostensibly different Boolean
expressions are in fact the same or equivalent. If the truth tables for two
different expressions have the same outcome or dependent variable values,
then the expressions are identical, even though their variables and operators
may be different.
A + B does not look much like , but in fact they are different forms of
the same relationship between the variables.
Example
Show by compiling truth tables that:
We have already encountered the truth table for A + B, shown here again in
TABLE 4:
TABLE 4
A
0
1
0
1
B
0
0
1
1
F = A + B
0
1
1
1
A B A B+ = .
A B.
11
Teesside University Open Learning (Engineering)
© Teesside University 2011
TABLE 5 shows truth table for
TABLE 5
It can be seen that the two expressions have the same outcome for the same
combination of values of the variables, so the expressions are regarded as
identical and could be interchanged.
Show by means of truth tables that:
________________________________________________________________________________________
A A . B A B+ = +
A
0
1
0
1
B
0
0
1
1
F = A . B
0
1
1
1
A . B
1
0
0
0
A B. :
12
Teesside University Open Learning (Engineering)
© Teesside University 2011
The truth tables are shown in TABLES 6 and 7.
TABLE 6
TABLE 7
The truth tables are the same, therefore the functions have the same values.
Note: (i) When dealing with several variables, we must ensure that all
combinations of 0's and 1's are contained in the table. To
facilitate this we use the binary number system.
B
0
0
1
1
F = A + B
1
0
1
1
A
1
0
1
0
A
0
1
0
1
A
1
0
1
0
B
0
0
1
1
F = A + A . B
1
0
1
1
A . B
0
0
0
1
A
0
1
0
1
13
Teesside University Open Learning (Engineering)
© Teesside University 2011
When dealing with whole binary numbers, 20 is often termed the Least
Significant Bit (LSB) where the binary number alternates between 0 and 1.
The next column of 0’s and 1’s corresponding to the next higher power of 2,
has changes every two binary numbers, the next column every four binary
numbers and so on. The highest power of 2 is termed the Most Significant Bit
(MSB). Adopting this pattern ensures all combinations of 1’s and 0’s for all
variables are covered.
We shall encounter number systems again later in the lesson where we will
meet number systems in bases other than 10 and 2.
(ii) Two tables have been compiled and A appears in both. It is
quicker and more convenient to compile only one truth table
containing (in this case) both expressions, in this way,
duplication of variable listing is avoided.
0 1 2 3 4 5 6 7 8
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 1
0 0 0 0 1 1 1 1 0
0 0 1 1 0 0 1 1 0
0 1 0 1 0 1 0 1 0
D C B A
23 22 21 2024Denary number
Binary number
Change after every one Change after every two Change after every four Change after every eight
14
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
SIMPLIFICATION OF BOOLEAN EXPRESSIONS ________________________________________________________________________________________
SIMPLIFICATION USING TRUTH TABLES
(For convenience, we shall dispense with the AND operator when writing
expressions except where inclusion will increase clarity.)
Truth tables can also be used as an aid when simplifying Boolean expressions.
If we examine the expression:
it looks quite complicated. If we construct the truth table (shown in TABLE 8)
we can see that the expression can be simplified.
TABLE 8
We can see that the output F is only 1 when the input variables A and B equal 0
and 0 respectively, that is:
F A B=
B
0
0
1
1
AB
0
0
0
1
F = A B (AB + B)
1
0
0
0
AB + B
1
1
0
1
A
0
1
0
1
B
1
1
0
0
A
1
0
1
0
A B
1
0
0
0
F A B AB B= +( )
15
Teesside University Open Learning (Engineering)
© Teesside University 2011
The truth table for confirms this (column six of the above truth table).
We have then,
Often, by inspection of a truth table, it is possible to obtain a simplified
expression. If we construct the truth table for the expression:
TABLE 9 shows that we shall require eight combinations of variable values in
the truth table (note the order of the variables is not important as long as all
combinations are covered):
TABLE 9
C
0
0
0
0
1
1
1
1
C
1
1
1
1
0
0
0
0
ABC
0
0
0
0
0
0
1
0
B
0
0
1
1
0
0
1
1
A
0
1
0
1
0
1
0
1
A
1
0
1
0
1
0
1
0
A B C
0
0
1
0
0
0
0
0
ABC
0
0
0
1
0
0
0
0
ABC
0
0
0
0
0
0
0
1
F
0
0
1
1
0
0
1
1
F A B C A B C A B C A B C= + + +
F A B AB B A B= + =( )
A B
16
Teesside University Open Learning (Engineering)
© Teesside University 2011
In this case nothing is gained by writing down the values of the input variables
on the occasions when F = 1 as one is left with the same expression. By
inspection however, we see that the F column is identical with the input
variable B column so:
F A B C A B C A B C A B C B= + + + =
17
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
THE REPRESENTATION OF LOGICAL FUNCTIONS USING ELECTRONIC GATES ________________________________________________________________________________________
LOGIC CIRCUITS
Boolean logic can be physically represented by electromechanical and fluid
operated switches and relays. Logic circuits now are, almost universally,
circuits comprising electronic gates.
Electronic gates are devices which perform a particular Boolean logic function.
They can have several inputs and only one output. Inputs and outputs can only
assume one of two states which are usually electronically represented as two
voltage levels, one low, designated '0', and one high, designated ‘1’.
(Note: There exist what are known as ‘tri-state’ logic gates whose construction
allows a third state of effectively ‘not connected’ for computer hardware
purposes, but which has no effect on the gate's Boolean operation).
STANDARD GATE SYMBOLS
Two sets of gate symbols representing Boolean functions are currently in use:
• British Standards Institute (BSI), publication BS 3939
• American National Standards Institute (ANSI) publication Y32.14 – 1973.
The latter are almost universally used and will be used in this module.
FIGURE 5 shows the OR, AND and NOT gate symbols in the ANSI system.
18
Teesside University Open Learning (Engineering)
© Teesside University 2011
FIG. 5
We should note from FIGURE 5 that:
(i) three-input OR and AND gates are shown though the number of
inputs may be more
(ii) the symbol for the NOT or inverter gate is the symbol for an
electronic amplifier with a small circle at the output. The small
circle indicates an inversion or the opposite of the input
variable. For example, if the input of the NOT gate is a ‘1’ then
the output will be a ‘0’ and vice versa. On other gates, for
example NAND, NOR and EXNOR gates the circle on the
output of the gate indicates inversion of the gate function and
not inversion of the gate inputs.
NOR gate
This gate can be represented as an OR gate whose output is connected to the
input of a NOT gate as shown in FIGURE 6(a).
OR gate: A B C
A B C
A
F = A + B + C
F = A . B . C
F = A
AND gate:
NOT gate:
19
Teesside University Open Learning (Engineering)
© Teesside University 2011
FIG. 6(a)
This combination is represented in the ANSI system as that shown in FIGURE 6(b).
FIGURE 6(c) shows the truth table for the gate.
FIG. 6(b) FIG. 6(c)
F = A + B + C A B C
A
0
1
0
1
0
1
0
1
B
0
0
1
1
0
0
1
1
C
0
0
0
0
1
1
1
1
F
1
0
0
0
0
0
0
0
A B C
F = A + B + C
A + B + C
20
Teesside University Open Learning (Engineering)
© Teesside University 2011
Note: A NOR gate with inverted inputs, or active low inputs, behaves like an
AND gate, that is, if all inputs are 0, then the output is 1. This is known as a
Negative AND gate. FIGURE 7 shows the ANSI symbol.
FIG. 7
NAND gate
This gate can be represented as an AND gate whose output is connected to the
input of a NOT gate as shown in FIGURE 8(a).
FIG. 8(a)
This combination is represented in the ANSI system as that shown in FIGURE 8(b).
FIGURE 8(c) shows the truth table for the gate.
A B C
F = ABC
ABC
A B C
F = A . B . C
21
Teesside University Open Learning (Engineering)
© Teesside University 2011
FIG. 8(b) FIG. 8(c)
EXCLUSIVE OR (or XOR) gates can be made from combinations of AND,
OR and NOT gates, as shown in FIGURE 9(a). For convenience, only two-
input gates are shown, though more inputs can be used. FIGURE 9(b) shows
the truth table for the gate.
FIG. 9(a) FIG. 9(b)
A
0
1
0
1
B
0
0
1
1
F
0
1
1
0
A
F = AB + AB
B
A B C
A
0
1
0
1
0
1
0
1
B
0
0
1
1
0
0
1
1
C
0
0
0
0
1
1
1
1
F
1
1
1
1
1
1
1
0
F = ABC
22
Teesside University Open Learning (Engineering)
© Teesside University 2011
FIGURE 10 shows the US (ANSI) and British symbols for the main types of
gate.
FIG. 10
OR
AND
NOR
NAND
Exclusive OR
1
&
&
=1
1
23
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
SELF-ASSESSMENT QUESTIONS ________________________________________________________________________________________
1. Draw the logic circuit to represent the Boolean expression
2. Write down the Boolean expression for the output F of FIGURE 11.
Insert how the expression is obtained on the diagram
FIG. 11
3. Compile a truth table to show that C ABC C( ) = .
A
B
C F
F AC D AB CD BC= + +( )
24
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
NOTES ________________________________________________________________________________________
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
...................................................................................................................................................
25
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
ANSWERS TO SELF-ASSESSMENT QUESTIONS ________________________________________________________________________________________
1. The logic circuit and how the expression is derived is shown in
FIGURE 12.
where
FIG. 12
2.
FIG. 11 Reproduced with gate outputs shown
A
B
C F
AC
BC C
B ABC
The output expression is F ABC AC BC= + +
F AC D AB CD BC= + +( )
A
F
B
C
D
AB
CD
BC
ACD
(CD + BC) AB (CD + BC)
26
Teesside University Open Learning (Engineering)
© Teesside University 2011
3. The truth table is shown in TABLE 10:
TABLE 10
From which it can be seen that the column for F is the same as that for
C.
C
0
0
0
0
1
1
1
1
C
1
1
1
1
0
0
0
0
A B C
1
1
1
1
1
1
0
1
B
0
0
1
1
0
0
1
1
A
0
1
0
1
0
1
0
1
A
1
0
1
0
1
0
1
0
A B C
0
0
0
0
0
0
1
0
F = C (A B C)
1
1
1
1
0
0
0
0
27
Teesside University Open Learning (Engineering)
© Teesside University 2011
________________________________________________________________________________________
SUMMARY ________________________________________________________________________________________
In this lesson we have encountered Boolean operators and functions. We have
also encountered truth tables which can be used to simplify Boolean
expressions. Logic circuits using standard logic gate symbols can be drawn for
such Boolean expressions. Although other minimisation techniques exist for
the manipulation of Boolean expressions, they are not immediately relevant to
programmable logic controllers and are therefore not covered in this module.
28
Teesside University Open Learning (Engineering)
© Teesside University 2011
<< /ASCII85EncodePages false /AllowTransparency false /AutoPositionEPSFiles true /AutoRotatePages /None /Binding /Left /CalGrayProfile (Dot Gain 20%) /CalRGBProfile (sRGB IEC61966-2.1) /CalCMYKProfile (U.S. Web Coated \050SWOP\051 v2) /sRGBProfile (sRGB IEC61966-2.1) /CannotEmbedFontPolicy /Error /CompatibilityLevel 1.4 /CompressObjects /Tags /CompressPages true /ConvertImagesToIndexed true /PassThroughJPEGImages true /CreateJDFFile false /CreateJobTicket false /DefaultRenderingIntent /Default /DetectBlends true /ColorConversionStrategy /LeaveColorUnchanged /DoThumbnails false /EmbedAllFonts true /EmbedJobOptions true /DSCReportingLevel 0 /SyntheticBoldness 1.00 /EmitDSCWarnings false /EndPage -1 /ImageMemory 1048576 /LockDistillerParams false /MaxSubsetPct 100 /Optimize true /OPM 1 /ParseDSCComments true /ParseDSCCommentsForDocInfo true /PreserveCopyPage true /PreserveEPSInfo true /PreserveHalftoneInfo false /PreserveOPIComments false /PreserveOverprintSettings true /StartPage 1 /SubsetFonts true /TransferFunctionInfo /Apply /UCRandBGInfo /Preserve /UsePrologue false /ColorSettingsFile () /AlwaysEmbed [ true ] /NeverEmbed [ true ] /AntiAliasColorImages false /DownsampleColorImages true /ColorImageDownsampleType /Bicubic /ColorImageResolution 300 /ColorImageDepth -1 /ColorImageDownsampleThreshold 1.50000 /EncodeColorImages true /ColorImageFilter /DCTEncode /AutoFilterColorImages true /ColorImageAutoFilterStrategy /JPEG /ColorACSImageDict << /QFactor 0.15 /HSamples [1 1 1 1] /VSamples [1 1 1 1] >> /ColorImageDict << /QFactor 0.15 /HSamples [1 1 1 1] /VSamples [1 1 1 1] >> /JPEG2000ColorACSImageDict << /TileWidth 256 /TileHeight 256 /Quality 30 >> /JPEG2000ColorImageDict << /TileWidth 256 /TileHeight 256 /Quality 30 >> /AntiAliasGrayImages false /DownsampleGrayImages true /GrayImageDownsampleType /Bicubic /GrayImageResolution 300 /GrayImageDepth -1 /GrayImageDownsampleThreshold 1.50000 /EncodeGrayImages true /GrayImageFilter /DCTEncode /AutoFilterGrayImages true /GrayImageAutoFilterStrategy /JPEG /GrayACSImageDict << /QFactor 0.15 /HSamples [1 1 1 1] /VSamples [1 1 1 1] >> /GrayImageDict << /QFactor 0.15 /HSamples [1 1 1 1] /VSamples [1 1 1 1] >> /JPEG2000GrayACSImageDict << /TileWidth 256 /TileHeight 256 /Quality 30 >> /JPEG2000GrayImageDict << /TileWidth 256 /TileHeight 256 /Quality 30 >> /AntiAliasMonoImages false /DownsampleMonoImages true /MonoImageDownsampleType /Bicubic /MonoImageResolution 1200 /MonoImageDepth -1 /MonoImageDownsampleThreshold 1.50000 /EncodeMonoImages true /MonoImageFilter /CCITTFaxEncode /MonoImageDict << /K -1 >> /AllowPSXObjects false /PDFX1aCheck false /PDFX3Check false /PDFXCompliantPDFOnly false /PDFXNoTrimBoxError true /PDFXTrimBoxToMediaBoxOffset [ 0.00000 0.00000 0.00000 0.00000 ] /PDFXSetBleedBoxToMediaBox true /PDFXBleedBoxToTrimBoxOffset [ 0.00000 0.00000 0.00000 0.00000 ] /PDFXOutputIntentProfile () /PDFXOutputCondition () /PDFXRegistryName (http://www.color.org) /PDFXTrapped /Unknown /Description << /ENU (Use these settings to create PDF documents with higher image resolution for high quality pre-press printing. The PDF documents can be opened with Acrobat and Reader 5.0 and later. These settings require font embedding.) /JPN <FEFF3053306e8a2d5b9a306f30019ad889e350cf5ea6753b50cf3092542b308030d730ea30d730ec30b9537052377528306e00200050004400460020658766f830924f5c62103059308b3068304d306b4f7f75283057307e305930023053306e8a2d5b9a30674f5c62103057305f00200050004400460020658766f8306f0020004100630072006f0062006100740020304a30883073002000520065006100640065007200200035002e003000204ee5964d30678868793a3067304d307e305930023053306e8a2d5b9a306b306f30d530a930f330c8306e57cb30818fbc307f304c5fc59808306730593002> /FRA <FEFF004f007000740069006f006e007300200070006f0075007200200063007200e900650072002000640065007300200064006f00630075006d0065006e00740073002000500044004600200064006f007400e900730020006400270075006e00650020007200e90073006f006c007500740069006f006e002000e9006c0065007600e9006500200070006f0075007200200075006e00650020007100750061006c0069007400e90020006400270069006d007000720065007300730069006f006e00200070007200e9007000720065007300730065002e0020005500740069006c006900730065007a0020004100630072006f0062006100740020006f00750020005200650061006400650072002c002000760065007200730069006f006e00200035002e00300020006f007500200075006c007400e9007200690065007500720065002c00200070006f007500720020006c006500730020006f00750076007200690072002e0020004c00270069006e0063006f00720070006f0072006100740069006f006e002000640065007300200070006f006c0069006300650073002000650073007400200072006500710075006900730065002e> /DEU <FEFF00560065007200770065006e00640065006e0020005300690065002000640069006500730065002000450069006e007300740065006c006c0075006e00670065006e0020007a0075006d002000450072007300740065006c006c0065006e00200076006f006e0020005000440046002d0044006f006b0075006d0065006e00740065006e0020006d00690074002000650069006e006500720020006800f60068006500720065006e002000420069006c0064006100750066006c00f600730075006e0067002c00200075006d002000650069006e00650020007100750061006c00690074006100740069007600200068006f006300680077006500720074006900670065002000410075007300670061006200650020006600fc0072002000640069006500200044007200750063006b0076006f0072007300740075006600650020007a0075002000650072007a00690065006c0065006e002e00200044006900650020005000440046002d0044006f006b0075006d0065006e007400650020006b00f6006e006e0065006e0020006d006900740020004100630072006f0062006100740020006f0064006500720020006d00690074002000640065006d002000520065006100640065007200200035002e003000200075006e00640020006800f600680065007200200067006500f600660066006e00650074002000770065007200640065006e002e00200042006500690020006400690065007300650072002000450069006e007300740065006c006c0075006e00670020006900730074002000650069006e00650020005300630068007200690066007400650069006e00620065007400740075006e00670020006500720066006f0072006400650072006c006900630068002e> /PTB <FEFF005500740069006c0069007a006500200065007300740061007300200063006f006e00660069006700750072006100e700f5006500730020007000610072006100200063007200690061007200200064006f00630075006d0065006e0074006f0073002000500044004600200063006f006d00200075006d00610020007200650073006f006c007500e700e3006f00200064006500200069006d006100670065006d0020007300750070006500720069006f0072002000700061007200610020006f006200740065007200200075006d00610020007100750061006c0069006400610064006500200064006500200069006d0070007200650073007300e3006f0020006d0065006c0068006f0072002e0020004f007300200064006f00630075006d0065006e0074006f0073002000500044004600200070006f00640065006d0020007300650072002000610062006500720074006f007300200063006f006d0020006f0020004100630072006f006200610074002c002000520065006100640065007200200035002e00300020006500200070006f00730074006500720069006f0072002e00200045007300740061007300200063006f006e00660069006700750072006100e700f50065007300200072006500710075006500720065006d00200069006e0063006f00720070006f0072006100e700e3006f00200064006500200066006f006e00740065002e> /DAN <FEFF004200720075006700200064006900730073006500200069006e0064007300740069006c006c0069006e006700650072002000740069006c0020006100740020006f0070007200650074007400650020005000440046002d0064006f006b0075006d0065006e0074006500720020006d006500640020006800f8006a006500720065002000620069006c006c00650064006f0070006c00f80073006e0069006e0067002000740069006c0020007000720065002d00700072006500730073002d007500640073006b007200690076006e0069006e0067002000690020006800f8006a0020006b00760061006c0069007400650074002e0020005000440046002d0064006f006b0075006d0065006e007400650072006e00650020006b0061006e002000e50062006e006500730020006d006500640020004100630072006f0062006100740020006f0067002000520065006100640065007200200035002e00300020006f00670020006e0079006500720065002e00200044006900730073006500200069006e0064007300740069006c006c0069006e0067006500720020006b007200e600760065007200200069006e0074006500670072006500720069006e006700200061006600200073006b007200690066007400740079007000650072002e> /NLD <FEFF004700650062007200750069006b002000640065007a006500200069006e007300740065006c006c0069006e00670065006e0020006f006d0020005000440046002d0064006f00630075006d0065006e00740065006e0020007400650020006d0061006b0065006e0020006d00650074002000650065006e00200068006f00670065002000610066006200650065006c00640069006e00670073007200650073006f006c007500740069006500200076006f006f0072002000610066006400720075006b006b0065006e0020006d0065007400200068006f006700650020006b00770061006c0069007400650069007400200069006e002000650065006e002000700072006500700072006500730073002d006f006d0067006500760069006e0067002e0020004400650020005000440046002d0064006f00630075006d0065006e00740065006e0020006b0075006e006e0065006e00200077006f007200640065006e002000670065006f00700065006e00640020006d006500740020004100630072006f00620061007400200065006e002000520065006100640065007200200035002e003000200065006e00200068006f006700650072002e002000420069006a002000640065007a006500200069006e007300740065006c006c0069006e00670020006d006f006500740065006e00200066006f006e007400730020007a0069006a006e00200069006e006700650073006c006f00740065006e002e> /ESP <FEFF0055007300650020006500730074006100730020006f007000630069006f006e006500730020007000610072006100200063007200650061007200200064006f00630075006d0065006e0074006f0073002000500044004600200063006f006e0020006d00610079006f00720020007200650073006f006c00750063006900f3006e00200064006500200069006d006100670065006e00200071007500650020007000650072006d006900740061006e0020006f006200740065006e0065007200200063006f007000690061007300200064006500200070007200650069006d0070007200650073006900f3006e0020006400650020006d00610079006f0072002000630061006c0069006400610064002e0020004c006f007300200064006f00630075006d0065006e0074006f00730020005000440046002000730065002000700075006500640065006e00200061006200720069007200200063006f006e0020004100630072006f00620061007400200079002000520065006100640065007200200035002e003000200079002000760065007200730069006f006e0065007300200070006f00730074006500720069006f007200650073002e0020004500730074006100200063006f006e0066006900670075007200610063006900f3006e0020007200650071007500690065007200650020006c006100200069006e0063007200750073007400610063006900f3006e0020006400650020006600750065006e007400650073002e> /SUO <FEFF004e00e4006900640065006e002000610073006500740075007300740065006e0020006100760075006c006c006100200076006f0069006400610061006e0020006c0075006f006400610020005000440046002d0061007300690061006b00690072006a006f006a0061002c0020006a006f006900640065006e002000740075006c006f0073007400750073006c00610061007400750020006f006e0020006b006f0072006b006500610020006a00610020006b007500760061006e0020007400610072006b006b007500750073002000730075007500720069002e0020005000440046002d0061007300690061006b00690072006a0061007400200076006f0069006400610061006e0020006100760061007400610020004100630072006f006200610074002d0020006a0061002000520065006100640065007200200035002e00300020002d006f0068006a0065006c006d0061006c006c0061002000740061006900200075007500640065006d006d0061006c006c0061002000760065007200730069006f006c006c0061002e0020004e00e4006d00e4002000610073006500740075006b0073006500740020006500640065006c006c00790074007400e4007600e4007400200066006f006e0074007400690065006e002000750070006f00740075007300740061002e> /ITA <FEFF00550073006100720065002000710075006500730074006500200069006d0070006f007300740061007a0069006f006e00690020007000650072002000630072006500610072006500200064006f00630075006d0065006e00740069002000500044004600200063006f006e00200075006e00610020007200690073006f006c0075007a0069006f006e00650020006d0061006700670069006f00720065002000700065007200200075006e00610020007100750061006c0069007400e00020006400690020007000720065007300740061006d007000610020006d00690067006c0069006f00720065002e0020004900200064006f00630075006d0065006e00740069002000500044004600200070006f00730073006f006e006f0020006500730073006500720065002000610070006500720074006900200063006f006e0020004100630072006f00620061007400200065002000520065006100640065007200200035002e003000200065002000760065007200730069006f006e006900200073007500630063006500730073006900760065002e002000510075006500730074006500200069006d0070006f007300740061007a0069006f006e006900200072006900630068006900650064006f006e006f0020006c002700750073006f00200064006900200066006f006e007400200069006e0063006f00720070006f0072006100740069002e> /NOR <FEFF004200720075006b00200064006900730073006500200069006e006e007300740069006c006c0069006e00670065006e0065002000740069006c002000e50020006f00700070007200650074007400650020005000440046002d0064006f006b0075006d0065006e0074006500720020006d006500640020006800f80079006500720065002000620069006c00640065006f00700070006c00f80073006e0069006e006700200066006f00720020006800f800790020007500740073006b00720069006600740073006b00760061006c00690074006500740020006600f800720020007400720079006b006b002e0020005000440046002d0064006f006b0075006d0065006e0074006500720020006b0061006e002000e50070006e006500730020006d006500640020004100630072006f0062006100740020006f0067002000520065006100640065007200200035002e00300020006f0067002000730065006e006500720065002e00200044006900730073006500200069006e006e007300740069006c006c0069006e00670065006e00650020006b0072006500760065007200200073006b00720069006600740069006e006e00620079006700670069006e0067002e> /SVE <FEFF0041006e007600e4006e00640020006400650020006800e4007200200069006e0073007400e4006c006c006e0069006e006700610072006e00610020006e00e40072002000640075002000760069006c006c00200073006b0061007000610020005000440046002d0064006f006b0075006d0065006e00740020006d006500640020006800f6006700720065002000620069006c0064007500700070006c00f60073006e0069006e00670020006600f60072002000700072006500700072006500730073007500740073006b0072006900660074006500720020006100760020006800f600670020006b00760061006c0069007400650074002e0020005000440046002d0064006f006b0075006d0065006e00740065006e0020006b0061006e002000f600700070006e006100730020006d006500640020004100630072006f0062006100740020006f00630068002000520065006100640065007200200035002e003000200065006c006c00650072002000730065006e006100720065002e00200044006500730073006100200069006e0073007400e4006c006c006e0069006e0067006100720020006b007200e400760065007200200069006e006b006c00750064006500720069006e00670020006100760020007400650063006b0065006e0073006e006900740074002e> >> >> setdistillerparams << /HWResolution [2400 2400] /PageSize [612.000 792.000] >> setpagedevice