


1. (25 pts) A microcontroller can operate over a power supply range of 1.8 V to 5.5 V at clock frequency ranges from 0 to 20 MHz. It dissipates a maximum power of 40 mW. If this microcontroller is operated using a supply voltage of 2.5 V at clock frequency 10 MHz estimate the power consumption for this microcontroller at this operating condition?

2. (25 pts) Calculate the activity α for f given $P_a = 0.15$, $P_b = 0.5$:



3. Which of the following is not a cause of dynamic power in CMOS logic devices?
4. The behavior of sub-100 nm transistors when temperature increases
5. Short-circuit power in CMOS logic devices is caused by

3. (30 pts) Implement function $f(a,b,c) = (a+b)c'$ using CMOS logic.

a. Write the equation for the PDN: *Time: 20 minutes*


Use 2 spaces provided - No Additional Paper is Allowed
Closed Book Closed Notes No Cell-Phone

1. (25 pts) A microcontroller can operate over a power supply range of 1.8 V to 2.5 V at clock frequency ranges from 0 to 20 MHz. It dissipates a maximum power of 40 mW. If this microcontroller is operated using a supply voltage of 2.5 V at clock frequency 10 MHz estimate the power consumption for this microcontroller at this operating condition?

b. Draw the complete CMOS schematic and indicate the W/L ratio for each transistor such that its output current is equivalent to that of an inverter. The reference inverter W/L for NMOS is 1 and W/L for PMOS is 2. Assume a', b', and c' input signals are available.

2. (25 pts) Calculate the activity a for f given $P_a = 0.12$, $P_b = 0.2$.

c. Write the SPICE description for the circuit in (b).



Multiple-Choice Section (20 pts)

- Characteristics of the sub-100 nm transistors:
 - low power but slow
 - saturate quickly but leaky
 - fabrication friendly
 - uniform threshold voltages
 - All of the above
 - None of the above
- The impact of DIBL in sub-100 nm transistors:
 - increases heat dissipation
 - decreases heat dissipation
 - VGD can affect Drain leakage
 - VDS affects VTH
 - All of the above
 - None of the above
- The impact of GIDL in sub-100 nm transistors:
 - increases heat dissipation
 - decreases heat dissipation
 - Vgd can affect Drain leakage
 - Vds affects Vth
 - All of the above
 - None of the above
- The behaviors of sub-100 nm transistors when temperature increases:
 - mobility decreases
 - On-current decreases
 - Off-current increases
 - lower threshold voltage
 - All of the above
 - None of the above
- Short-circuit power in CMOS logic devices is caused by:
 - PUN and PDN conduct
 - too low ambient temperature
 - velocity saturation
 - sub-micron effects
 - All of the above
 - None of the above
- Which of the below contribute(s) to Dynamic power in CMOS logic devices?
 - Charging capacitors
 - Discharging capacitors
 - Glitches
 - Short-circuit currents
 - All of the above
 - None of the above
- Dynamic power in CMOS logic devices is a function of:
 - switching frequency
 - supply voltage
 - capacitance
 - activity factor
 - All of the above
 - None of the above
- Glitching in static CMOS logic devices is caused by:
 - switching frequency too low
 - unbalanced input delay paths
 - too much capacitance
 - unknown reasons
 - All of the above
 - None of the above

9. LCFF is needed when:

- A) signals go from low V_{th} to high V_{th}
- B) signals go from high V_{th} to low V_{th}
- C) signals go from low V_{dd} to high V_{dd}
- D) signals go from high V_{dd} to low V_{dd}
- E) All of the above
- F) None of the above

10. Transistor leaks come from?

- A) Diffusion currents
- B) DIBL
- C) GIDL
- D) Gate leakage
- E) All of the above
- F) None of the above