$55 fixed..experts only in engineering ....must use NI Multisim program, resistor and myDAQ
Assignment Brief
|
|
Assignment Brief BSc in Combined Engineering |
2017 / 2018 |
|
Module Leader: |
Mojeed Ajenifuja/Jwan Arab |
Tutor's Name: |
Mojeed Ajenifuja/Jwan Arab |
|
Module Title: |
Electrical and Electronic Science |
|
Assignment Number:
|
2 of 2 |
|
Module Code:
|
108EN |
|
Assignment Type: |
Project comprises circuit design, simulation and report |
|
|
|
|
|
|
|
DATE SET: |
22/05/2018 |
|
DATE DUE: |
08/06/2018 |
|
% of Module Mark |
70% |
|
|
|
|
Module Learning Outcomes
|
|
1. Apply electric circuit analysis techniques. |
|
3. Design and construct digital or analogue circuits. |
|
5. Explain the behaviour semiconductors. |
|
6. Use computer aided simulation software to implement and simulate electrical and digital circuits. |
Part A: Semiconductor Devices, LO 5,6 [10 marks]
Using myDAQ device, you are required to build a hardware circuit used to convert alternating voltage to pulsating direct voltage using semiconductor diodes. This circuit is called half wave rectifier. Figure 1 displays a similar circuit.
Figure 1: Half wave rectifier circuit
1. Build the circuit in Figure 1 (Small breadboard will be provided) and present it to your tutor during your face-to-face viva.
2. Choose the input frequency to be your last three digits of your SID.
3. Insert clearly labelled screenshots of your hardware circuit and produce a graph showing the voltage across the load resistor.
4. Explain the produced graph and steps you followed to accomplish it. This should prove your ownership of the design and understanding of the functions of MyDaq kit.
5. Use the assignment template provided.
Part B: Digital Circuits LO 3,6 [75 marks]
You are required to design, simulate and construct a keypad controlled decimal-to-BCD encoder connected to a common anode seven segment LED display. The full circuit diagram of the project is given in Figure 2 below.
Figure 2: Circuit diagram illustrating the use of an encoder and a decoder to drive a 7-segment LED display via a 0-to-9 keypad
In addition, you will be required to produce a 1500 word technical report based on the design, build and test.
As part of the assignment, you will be required to complete the following tasks:
1. Draw and simulate the circuit diagram given above (Figure 2) using NI Multisim.
· Save the file as yourSID_7segment and upload a copy of the file to Moodle (Link will be provided by your Tutor).
· The file should be executable by your tutor.
·
2. Build Figure 2 neatly on the large breadboard using the following components available in the lab:
· Nine push buttons,
· Nine 10kΩ resistors,
· One CD74HC147E integrated circuit (it is the CD74HC147 in Figure 2),
· One SN74HC04N integrated circuit (containing the NOT gates),
· One SN74LS47N integrated circuit (it is the SN7447A in Figure 2),
· Seven 330Ω resistors,
· One common anode 7 segment display,
· Wires.
Use the components datasheets available on Moodle to understand how to connect the components.
3. Redesign and simulate using NI Multisim a BCD(binary coded decimal) to seven segment decoder IC to show your SID:
· The decoder should be able to drive the 7 segment to display “0” when no button is pressed. If Push Button1 (PB1) is pressed, the 7-segment displays your first ID digit and so on from left to right as stated in table 1.
Table 1: 7 segment display with reference to push button
|
Push button |
7 segment display |
|
0 |
0 |
|
1 |
First digit of your SID |
|
2 |
Second digit of your SID |
|
3 |
Third digit of your SID |
|
4 |
forth digit of your SID |
|
5 |
fifth digit of your SID |
|
6 |
Sixth digit of your SID |
|
7 |
seventh digit of your SID |
|
8 |
8 |
|
9 |
9 |
4. From the specification of the circuit:
· Determine the required number of inputs and outputs and assign a symbol to each input and output.
· Derive a truth table that defines the relationship between the inputs and the outputs.
· Using Karnaugh maps, derive a simplified Boolean function for each of the input variables.
· Draw the logic diagram of the simplified circuit using Multisim.
5. Replace the SN7447 IC in the Multisim file (yourSID_7segment) with the simplified logic circuit you designed in task 3 above and simulate the circuit. Save it as yourSID_D7segment and upload a copy of the file to Moodle (link is provided by your tutor).
6. In your report, discuss the steps you have followed to accomplished tasks 1, 2, 3, 4 and 5 respectively (as specified above). Include screenshots of the simulations and the design process in your report.
7. You are required to present Part A and B to your tutor in a form of oral assessment. Your tutor will be asking you question that tests your depth of understanding on the taught subject.
Part C: AC circuits LO1, 6 [15 Marks]
The circuit in figure 3 shows a series resonant circuit.
Vin is 20 V r.m.s, choose the value of L1 to be the last non-zero digit of your student ID (eg. If your student ID is 7256105, then L1 =5mH).
Simulating the circuit in Figure 3 on Multisim.
i. Plot the frequency response of the circuit.
ii. Indicate clearly its characteristics (ie. f1, f2, fr)
1
Submit only one Multisim file for this question on Moodle via the link provided and insert screen shots in your report.
Figure 3: Circuit diagram for question 3
Guidance notes and considerations
You will be graded on the following aspects of the project:
· Implementation Part A and B
Your project will be assessed on how effective the concept was implemented on hardware. The focus will be on the quality of the work, the finished appearance and its performance during the demonstration. You will be asked some questions on your finalised hardware. You will be informed about the date by your tutor.
· Design
You will be assessed on your ability to produce a simplified design and correctly simulate the project using Multisim software. Please refer to the assignment template.
· Final report
You will be assessed on the quality of the report of the system designed and the simulation. A key feature will be how easily it would be for someone else to understand, reproduce or modify your project by following your report.
Always consider the following: What, when, why, where and how in developing your assignments. These will assist you to analyse, evaluate and reason your points of view. Remember to support your concept / academic argument with an example as it allows the reader to appreciate the rigour and your understanding of the task.
Note that you will be marked also against your reflection and critical analysis, knowledge and understanding, evidence of reading, referencing & bibliography and presentation &grammar& spelling.
Guideline for the report outline:
Make sure you follow the Assessment template on Moodle.
Full generic marking scheme:
|
Marking Scheme |
||||||
|
|
Fail |
40-49 |
50-59 |
60-69 |
70+ |
80+ |
|
|
|
|
|
|
|
|
|
Academic Rigor and Harvard Referencing |
Incorrect style of assignment submitted, incorrect referencing |
Basic assignment style, some referencing but mostly incorrect. Too few sources used. |
Good assignment style, variety of appropriate references used. Mostly correct. |
+ Professional layout. |
+ all referencing perfect |
|
|
Depth of knowledge |
Very superficial (REFER); Not making sense (FAIL) |
Largely superficial but with some areas of depth |
Good knowledge demonstrated of most of the main areas covered in sessions + exercises |
Good analysis of knowledge gained to date viewed from some different perspectives |
Awareness of areas of deep knowledge and weaker areas that require improvement are clearly identified. |
Knowledge gained is critically evaluated |
|
Application of theory all LO covered and a variety of models and theories applied to the design and technical essay. |
No (FAIL) or very little (REFER) evidence of application |
Small amount of evidence of application |
Several good examples of evidence of application provided |
Range of theories appropriately included + applied |
Good range of theories considered with some evaluation/ justification for preferred theory as applied |
Excellent range of theories + experiences considered with full evaluation/ justification for preferred theory as applied |
|
Critical analysis of the theory and models as applied to the design
|
No analysis of any value (FAIL); Little real analysis of similarities of differences (REFER) |
Some analysis with reasonable depth of understanding |
Some solid and well-founded analysis |
+ synthesis of ideas and either learning or critical evaluation |
+ relevant reflections showing synthesis, learning AND critical evaluation |
+ Inspired development of highly original idea(s) and/ or plans |
Instructions
1. Answer all the questions.
2. Do not compress your files into Zip or RAR format.
3. Show the full solution for the values you calculated providing all the steps. If not, some marks will be deducted accordingly (on merit).
4. All your work should be typed using Microsoft Word (or any other software) and must be converted to PDF before submission. Any form of hand written work (including diagrams) will be granted zero mark.
5. If more than one electronic copy of your assignment is submitted, zero mark will be granted for the relevant part of the question.
6. If you do not submit individual Multisim files, zero mark will be granted for the relevant part of the question.
7. The assignment should be written in Arial 12 font format, Line pacing 1.5, Justified (Paragraph).
MOODLE UPLOAD INSTRUCTIONS
· MAX 20 MB FILE SIZE Each assignment file should be uploaded to Moodle WELL before the submission deadline
· IF MOODLE IS NOT WORKING If Moodle is not working or you have difficulties uploading your files, please try again later as Moodle should become operational again within 24-48 hours. You can email your assignment to your lecturer before the deadline should you experience Moodle problems. Please make sure you upload your assignment to Moodle in the normal way when it becomes operational again.
“NON-SUBMISSIONS Non-submissions will be deemed absent (AB), will receive a “0” mark, but this will not prevent your entitlement to a free re-sit at the next assessment opportunity, with the module mark being capped at 40% maximum.”
Plagiarism avoidance:
Recommended Referencing Practice - Citations and Quotations
In order to avoid submitting any sections which may contain “plagiarism” or “poor academic practice” or “collusion” it is important that students should adopt the following referencing practice:
CITATIONS: Include an in-text citation (author and year of publication) and give the correct reference at the end of the work for any sources used or referred to or paraphrased in the work but not directly quoted.
QUOTATIONS: Mark up any directly quoted text using “quotation marks” (this enables Turnitin to identify “quoted” sections), add an in-text reference (author, year of publication and page number) and include the correctly formatted reference at the end of the work;
Examples of “plagiarism” or “poor academic practice” or “collusion”: a. Excessive and inappropriate use of quotations.
e.g. Where the assessment learning objectives require a student to explain an argument but the student simply copies an explanation from another source, correctly annotating the work as a quotation. b. Quoted sections that are not correctly annotated as quotations (using quotation marks, which will allow Turnitin to identify quoted sections), but where there is an attempt to cite and reference the source. e.g. If a student includes separate paragraphs in the format “In 2005 Smith found evidence that…” and then copies the rest of the paragraph directly from the cited source.
c. Copying material from another source without indicating it is a quotation (indicated by using quotation marks, which will allow Turnitin to identify quoted sections). d. Omitting from the reference list and/or bibliography at the end of a submission any sources that a student has used to help formulate their own answer, even if the actual submission is written in the student’s own words. e. The use of substantial sections of text that have been previously written by others, but with no clear indication that the text is not the student’s own work. f. Copied sections of text from elsewhere without the source and extent of the copied section being clearly indicated in the text of the assignment.
g. Directly copied sections, such as several complete paragraphs, without in-text acknowledgement of the sources used.
h. Collusion e.g. two or more students with similar or identical work, or with large sections of work that are similar or identical in their individual submissions. This can apply to submissions from students studying at the same or different institutions regardless of the dates of submission.
*******DO NOT COPY ANOTHER STUDENTS WORK OR PLAGIARISE*******
108EN Assignment 2
Page 2 of 2
Vin
C1
2nF
R1
5Ω
R2
15Ω
L1
Vout
X mH