VHDL True Dual Port RAM Implementation for Hack Computer on a FPGA

I need to write the VHDL code in Quartus 2 for the attached RAM design of the hack computer project we are building in my project management class. I need this quickly please.