Verilog file for a 5 state finite state machine with the following requirements in the attatched file.

Verilog file must be able to be complied and simulated in modelsim or a verilog friendly program in general.